M.S. (Master of Science)
Department of Electrical Engineering
Analog CMOS integrated circuits; Electronic circuits; Metal oxide semiconductor field-effect transistors
The CMOS transistors which have dimensions in Nano scale are modelled such that in a circuit like an amplifier, the original MOSFET can be replaced with the modelled circuit which gives access to the internal nodes of the MOSFET. For generating the equivalent circuit, the model components are generated from the model parameters. The models generated are tested by comparing their response to that of the original MOSFET. These modelled devices are used in generating the 3D Bode surface plots. A new method is developed which generates the 3D Bode plot. This results in including the sigma axis, along with the frequency and the magnitude axes into the plots. For this purpose WinSpice is used as circuit simulator and MATLAB is used to generate Bode surface by extracting results from WinSpice. A tool is developed which integrates Win Spice and MATLAB so that in a comprehensive ac analysis Bode surfaces are directly generated for any given analog circuit. This technique is shown to be ideal for the identification, and hence the extraction, of poles and zeros of a transfer function. The applications can be extended into analog filter design, stability analysis of control systems in high performance circuits.
Vanga, Mounika, "Generating linear models for the MOS transistors and implementing them in obtaining Bode surface plots" (2016). Graduate Research Theses & Dissertations. 3256.
ix, 74 pages
Northern Illinois University
Rights Statement 2
NIU theses are protected by copyright. They may be viewed from Huskie Commons for any purpose, but reproduction or distribution in any format is prohibited without the written permission of the authors.