FPGA based CORDIC algorithm for fast DSP processing
M.S. (Master of Science)
Department of Electrical Engineering
Field programmable gate arrays||Computer arithmetic and logic units||Signal processing--Digital techniques--Mathematics
Raina, Urvinder Singh, "FPGA-based CORDIC algorithm for fast DSP processing" (2003). Graduate Research Theses & Dissertations. 3186.
vi, 62 pages
Northern Illinois University
Rights Statement 2
NIU theses are protected by copyright. They may be viewed from Huskie Commons for any purpose, but reproduction or distribution in any format is prohibited without the written permission of the authors.